Abstract -A proposed design of a low-cost digital pulse width modulation (DPWM) control circuit for non-isolated DC-DC converter without AID converter is described. Also, propsed realtime PID control technique for DPWM is described. Some experimental results and simulation results are revealed the proposed circuit and scheme. The purpose of this research is striking a balance between minimizing cost increase by digitalizing of the control circuit of DC-DC converter and speeding up the control circuit.
INTRODUCTION
Recently, power management has been introduced to improve the power efficiency of Micro Processing Unit (MPUs), Field Programmable Gate Array (FPGAs) and Digital Signal Processor (DSPs). The power management system includes a full operation mode, standby mode, and sleep mode. The clock frequency, core voltage andlor core current are changed in each mode accordingly. As a result, the output current of the point-of-load (POL) DC-DC converters is intermittent and has a high slew rate. A low output voltage, a large output current and a high speed response are required for the POL [1] . In such a condition for the control circuit, highly accurate and high-speed control demands that the tolerance of the output voltage becomes internally severe, advanced by speed-up and lowering of the voltage of the MPUs, FPGAs and DSPs [2, 3] . A general control method is pulse width modulation (PWM) control with PID. Generally, such control circuits are composed with analog circuits and/or simple combination digital circuits.
In these days, robustness or flexible controls for versatile conditions are demanded which cannot accomplished with analog control circuit. For the control purpose, DPWM control is a one of appropriate technique [4] [5] [6] .
Digital control or DPWM can accomplish robust and flexible power control with soft-tuned parameters and will become popular control technique.
Although, there are some disadvantages in cost and speed, against analog control circuit.
Especially, AID converter circuit, which doesn't need for analog control, is the one of the key circuits which effects on cost and speed. Generally, AID converter is located in front of digital controller as shown in Fig. 1 . Therefore, the transition speed of AID converter directly effects on the response speed of the control circuit. And, the cost and speed are always trade off problem. This problem is especially serious in POL DC-DC converter which is required to design the control circuit in relatively low-cost and high speed control response. Moreover, generally, there is sample-hold circuit in front of AID converter which degrades the response speed.
A delay in any feedback system degrades the stability and damping of the system [7] . Especially, in DPWM, if a total of the delays described in above become larger than on-term of one switching period, a factor of AID converter becomes Vq/Z shown in Fig. 2 where Vq is a coefficient constant.
An objective of this paper is to design high speed and low cost voltage sensing circuit for DPWM control circuit for DC-DC converter. And, also real-time PID control method is proposed. In Sec. II, the details of proposed system are described. In Sec. III, the some characteristics of the system are confirmed with experimental results. Finally, in Sec. IV, the summary is described. The control circuit is composed of three major blocks.
A. Analog-TimingConverter (ATC)
The first block is ATC block which detects the output voltage eo and outputs the detected signal to latch register. 
where uRef is a reference value of u(k), e(k) is an digitalized error value between r which is digitalized reference voltage Vrefin switching term k, and n](k)=n](k-l)+e(k). Kp , K] and K D are a proportional gain, an integral gain and an derivative gain, respectively.
Equation (1) can be transformed to
where :
Figure. 4 . Proposed digital control circuit.
In Fig. 4 ,
II. SENSING RESOLUTION
From (2) and (5),
Therefore, u(k) is determined as soon as Y2 (k) is detected.
C. DPWM
In this system, on-term Ton(k) of DPWM signal is decided by u(k), which is normalized Ton(k), and system clock frequencyfs'as Memory3 and Memory4 store a and b, respectively. In (2), a -b in the term k is pre-calculated in the term k-l and the obtained value becomes the initial value of programmable counter PC of the term k. And, address' which indicates address of Memory2 is incremented with system clock and u(k) is called from Memory2, simultaneously.
(2.9) (2.8)
In this paper, Vrei is set to Vrefl2. Almost n+ 1 bits resolution can be realized by n bits digital system as shown in Table I .
B. Sensing Time Delay
With this method, sensing time is increased. To avoid the time delay, the reference voltage waveform data pre-set in memory1 Vref'is modified as shown in Fig. 6 .
A. Resolution Increasing
As described in previous section, all blocks are synchronized with only one clock source. From this advantage, all blocks are modified in easy way.
In this paper, voltage sense resolution increase of output voltage is proposed.
In Table 1 . Relations between parameter and quantization error ofD/A Converter
A. ExperimentalConditions
Some experiments are performed to verify the scheme. The proposed controller with prototype circuit is shown in Fig. 7 . The digital controller part is designed in FPGA Altera Stratix with Quartus II. 149 logic elements and 1 PLL block are used.
III.
PROTOTYPE CIRCUIT EXPERIMENTS tirr tirr .
•tirr k-1 k v:
In parallel with the processing of ATC block, the u(k) is called with system clock and latched by ATC output as trigger. ".
.-
H:2Ils/div Fig. 8 . Experimental waveforms Figure 9 shows the sudden load current increasing results. From this results, after the Ius voltage drop, the output voltage immediately recover to the reference voltage. Figure 10 shows the sudden load current decreasing results. From this results, after the Ius voltage rising, the output voltage immediately recover to the reference voltage. 
B. Experimental Results
The static experimental waveforms are shown in Fig. 8 . From this result, it is able to confirm that the output voltage sensing is done within the on-width ofPWM signal. Figure 9 and 10 show dynamic characteristics with load current t; changing between 0.5A and 2.5A, respectively. The mixed-signal oscilloscope Textronix MS04034 is used to measure analog and digital signal, coinstantaneously. The load current changing is performed with 1kHz driven power MOSFET parallely-connected to load resistance. Yellow and Blue line shows the output voltage and the output current, respectively. The 9 bits pulse waveforms shown at the bottom of IV.
C. Dynamic Characteristics

CONCLUSION
This paper describes a digital PWM controller IC without AID converters. The analog timing converter (ATC) is proposed for output voltage sensing. In this system, analog circuit are realized with an comparator and an DIA converter.
